



**MOTOROLA**


#### UB-SUFFIX SERIES CMOS GATES

The UB Series logic gates are constructed with P and N channel enhancement mode devices in a single monolithic structure (Complementary MOS). Their primary use is where low power dissipation and/or high noise immunity is desired. The UB set of CMOS gates are inverting non-buffered functions.


- Quiescent Current = 0.5 nA typ/pkg @ 5 Vdc
- Noise Immunity = 45% of V<sub>DD</sub> typ
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Linear and Oscillator Applications
- Capable of Driving Two Low-power TTL Loads, One Low-power Schottky TTL Load or Two HTL Loads Over the Rated Temperature Range.
- Double Diode Protection on All Inputs
- Pin-for-Pin Replacements for Corresponding CD4000 Series UB Suffix Devices
- Formerly Listed without UB Suffix

#### LOGIC DIAGRAMS


**MC14001UB**  
Quad 2-Input NOR Gate




**MC14002UB**  
Dual 4-Input NOR Gate




**MC14011UB**  
Quad 2-Input NAND Gate




**MC14012UB**  
Dual 4-Input NAND Gate



**MC14023UB**  
Triple 3-Input NAND Gate



**MC14025UB**  
Triple 3-Input NOR Gate



V<sub>DD</sub> = Pin 14  
V<sub>SS</sub> = Pin 7  
for All Devices

#### MC14001UB

Quad 2-Input NOR Gate

#### MC14002UB

Dual 4-Input NOR Gate

#### MC14011UB

Quad 2-Input NAND Gate

#### MC14012UB

Dual 4-Input NAND Gate

#### MC14023UB

Triple 3-Input NAND Gate


#### MC14025UB

Triple 3-Input NOR Gate

#### CMOS SSI

(LOW-POWER COMPLEMENTARY MOS)

#### UB-SERIES GATES



#### ORDERING INFORMATION

MC14XXXUB	Suffix Denotes
	L Ceramic Package
	P Plastic Package
	A Extended Operating Temperature Range
	C Limited Operating Temperature Range

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V<sub>in</sub> and V<sub>out</sub> be constrained to the range V<sub>SS</sub> < V<sub>in</sub> or V<sub>out</sub> < V<sub>DD</sub>.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V<sub>SS</sub> or V<sub>DD</sub>).

#### CMOS UB-SERIES GA

MAXIMUM RATINGS (Voltages)	
Rating	
DC Supply Voltage	
Input Voltage, All Inputs	
DC Current Drain per Pin	
Operating Temperature Range - A	CL/CL
Storage Temperature Range	

#### ELECTRICAL CHARACTER

Characteristic	
Output Voltage	"0" L
V <sub>in</sub> = V <sub>DD</sub> or 0	
	"1" L
V <sub>in</sub> = 0 or V <sub>DD</sub>	
	"0" H
Input Voltage <sup>#</sup>	
(V <sub>O</sub> = 4.5 Vdc)	
(V <sub>O</sub> = 9.0 Vdc)	
(V <sub>O</sub> = 13.5 Vdc)	
(V <sub>O</sub> = 0.5 Vdc)	
(V <sub>O</sub> = 1.0 Vdc)	
(V <sub>O</sub> = 1.5 Vdc)	

Output Drive Current (AL Device)	
(V <sub>OH</sub> = 2.5 Vdc)	So
(V <sub>OH</sub> = 4.6 Vdc)	
(V <sub>OH</sub> = 9.5 Vdc)	
(V <sub>OH</sub> = 13.5 Vdc)	
(V <sub>OL</sub> = 0.4 Vdc)	
(V <sub>OL</sub> = 0.5 Vdc)	
(V <sub>OL</sub> = 1.5 Vdc)	

Output Drive Current (CL/C Device)	
(V <sub>OH</sub> = 2.5 Vdc)	
(V <sub>OH</sub> = 4.6 Vdc)	
(V <sub>OH</sub> = 9.5 Vdc)	
(V <sub>OH</sub> = 13.5 Vdc)	
(V <sub>OL</sub> = 0.4 Vdc)	
(V <sub>OL</sub> = 0.5 Vdc)	
(V <sub>OL</sub> = 1.5 Vdc)	

Input Current (AL Device)	
(V <sub>OH</sub> = 2.5 Vdc)	
(V <sub>OH</sub> = 4.6 Vdc)	
(V <sub>OH</sub> = 9.5 Vdc)	
(V <sub>OH</sub> = 13.5 Vdc)	
(V <sub>OL</sub> = 0.4 Vdc)	
(V <sub>OL</sub> = 0.5 Vdc)	
(V <sub>OL</sub> = 1.5 Vdc)	

Input Capacitance (V <sub>in</sub> = 0)	
(Per Package)	
Quiescent Current (AL Device)	
(V <sub>in</sub> = 0)	
Quiescent Current (CL/CP Device)	
(V <sub>in</sub> = 0)	
Quiescent Current (AL Device)	
(Per Package)	
Quiescent Current (CL/CP Device)	
(Per Package)	

Total Supply Current*	
(Dynamic plus Quiescent)	
Per Gate, C <sub>L</sub> = 50 pF	
T <sub>low</sub> = -55°C for	
T <sub>high</sub> = +125°C for	

#Noise immunity specification  
Noise Margin for both V<sub>DD</sub> and V<sub>SS</sub>  
0.5 Vdc min @ T<sub>low</sub>  
1.0 Vdc min @ T<sub>high</sub>  
1.0 Vdc min @ T<sub>high</sub>





**MOTOROLA**

### DECADE COUNTER/DIVIDER


The MC14017B is a five-stage Johnson decade counter with built-in code converter. High-speed operation and spike-free outputs are obtained by use of a Johnson decade counter design. The ten decoded outputs are normally low, and go high only at their appropriate decimal time period. The output changes occur on the positive going edge of the clock pulse. This part can be used in frequency division applications as well as decade counter or decimal decode display applications.

- Fully Static Operation
- DC Clock input Circuit Allows Slow Rise Times
- Carry Out Output for Cascading
- 12 MHz (typical) Operation @ V<sub>DD</sub> = 10 Vdc
- Divide-by-N Counting
- Quiescent Current = 5.0 nA/package Typical @ 5 Vdc
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-power TTL Loads, One Low-power Schottky TTL Load or Two HTL Loads Over the Rated Temperature Range
- Pin-for-Pin Replacement for CD4017B

### MAXIMUM RATINGS (Voltages referenced to V<sub>SS</sub>)

Rating	Symbol	Value	Unit
DC Supply Voltage	V <sub>DD</sub>	-0.5 to +18	Vdc
Input Voltage, All Inputs	V <sub>in</sub>	-0.5 to V <sub>DD</sub> + 0.5	Vdc
DC Current Drain per Pin	I	10	mAdc
Operating Temperature Range - AL Device CL/CP Device	T <sub>A</sub>	-55 to +125 -40 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C


### LOGIC DIAGRAM



## MC14017B

### CMOS MSI

(LOW POWER COMPLEMENTARY MOSI)  
DECADE COUNTER/DIVIDER



### ORDERING INFORMATION


MC14XXXB	Suffix Denotes
	L Ceramic Package
	P Plastic Package
	A Extended Operating Temperature Range
	C Limited Operating Temperature Range

### FUNCTIONAL TRUTH TABLE (Positive Logic)

CLOCK	CLOCK ENABLE	RESET	DECODE OUTPUT = n
0	X	0	n
X	1	0	n
X	X	1	Q0
0	0	0	n+1
0	X	0	n
X	0	0	n
1	X	0	n+1

X = Don't Care. If n < 5 Carry = "1". Otherwise = "0".

### BLOCK DIAGRAM



This c  
the imp  
voltage  
advised  
to avc  
than i  
imped

## MC14017B

### ELECTRICAL CHARACTERISTICS

#### Characteristic

Output Voltage "0" Level  
V<sub>in</sub> V<sub>DD</sub> or 0

"1" Level

V<sub>in</sub> 0 or V<sub>DD</sub>

#### "0" Level

Input Voltage#  
(V<sub>O</sub> = 4.5 or 0.5 Vdc)  
(V<sub>O</sub> = 9.0 or 1.0 Vdc)  
(V<sub>O</sub> = 13.5 or 1.5 Vdc)

"1" Level

(V<sub>O</sub> = 0.5 or 4.5 Vdc)  
(V<sub>O</sub> = 1.0 or 9.0 Vdc)  
(V<sub>O</sub> = 1.5 or 13.5 Vdc)

Output Drive Current (AL Device)  
(V<sub>OH</sub> = 2.5 Vdc) Source  
(V<sub>OH</sub> = 4.6 Vdc)  
(V<sub>OH</sub> = 9.5 Vdc)  
(V<sub>OH</sub> = 13.5 Vdc)  
(V<sub>OL</sub> = 0.4 Vdc)  
(V<sub>OL</sub> = 0.5 Vdc)  
(V<sub>OL</sub> = 1.5 Vdc) Sink

Output Drive Current (CL/CP Device)  
(V<sub>OH</sub> = 2.5 Vdc) Source  
(V<sub>OH</sub> = 4.6 Vdc)  
(V<sub>OH</sub> = 9.5 Vdc)  
(V<sub>OH</sub> = 13.5 Vdc)  
(V<sub>OL</sub> = 0.4 Vdc)  
(V<sub>OL</sub> = 0.5 Vdc)  
(V<sub>OL</sub> = 1.5 Vdc) Sink

Input Current (AL Device)  
Input Current (CL/CP Device)  
Input Capacitance  
(V<sub>in</sub> = 0)

Quiescent Current (AL Device)  
(Per Package)

Quiescent Current (CL/CP Device)  
(Per Package)

Total Supply Current\*\*  
(Dynamic plus Quiescent,  
Per Package)  
(I<sub>L</sub> = 50 pF on all outputs,  
buffers switching)

\*To calculate total supply current:  
I<sub>T(CL)</sub> = I<sub>T</sub>(50 pF) +  
where: I<sub>T</sub> is in  $\mu$ A (per package)

\*\*The formulas given are for  
Noise immunity specified for  
Noise Margin for both "1" and "0".



**MOTOROLA**


### HEX BUFFERS

The MC14049UB hex inverter/buffer and MC14050B noninverting hex buffer are constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. These complementary MOS devices find primary use where low power dissipation and/or high noise immunity is desired. These devices provide logic-level conversion using only one supply voltage, V<sub>CC</sub>. The input-signal high level (V<sub>IH</sub>) can exceed the V<sub>CC</sub> supply voltage for logic-level conversions. Two TTL/DTL Loads can be driven when the devices are used as CMOS-to-TTL/DTL converters (V<sub>CC</sub> = 5.0 V, V<sub>O</sub> ≤ 0.4 V, I<sub>OL</sub> ≥ 3.2 mA). Note that pin 16 is not connected internally on these devices; consequently connections to this terminal will not affect circuit operation.

- High Source and Sink Currents
- High-to-Low Level Converter
- Quiescent Current = 2.0 nA/package typical @ 5 Vdc
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Meets JEDEC UB Specifications—MC14049UB
- Meets JEDEC B Specification—MC14050B

MAXIMUM RATINGS (Voltages referenced to V<sub>SS</sub>, Pin 8)

Rating	Symbol	Value	Unit
DC Supply Voltage	V <sub>DD</sub>	-0.5 to +18	Vdc
Input Voltage, All Inputs	V <sub>in</sub>	-0.5 to +18	Vdc
DC Current Drain per Input Pin	I	10	mAdc
DC Current Drain per Output Pin	I	45	mAdc
Operating Temperature Range ... AL Device	T <sub>A</sub>	-55 to +125	°C
CL/CP Device		-40 to +85	
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C




**MC14049UB  
MC14050B**

**CMOS SSI**  
(LOW-POWER COMPLEMENTARY MOS)

### HEX BUFFERS

Inverting — MC14049UB  
Noninverting — MC14050B




### ORDERING INFORMATION

MC14XXXUB  
MC14XXXB

Suffix Denotes

- L Ceramic Package
- P Plastic Package
- A Extended Operating Temperature Range
- C Limited Operating Temperature Range

### LOGIC DIAGRAMS



NC = Pin 13, 16  
V<sub>SS</sub> = Pin 8  
V<sub>CC</sub> = Pin 1

NC = Pin 13, 16  
V<sub>SS</sub> = Pin 8  
V<sub>CC</sub> = Pin 1



**MOTOROLA**

**MC14075B**



**M**

### TRIPLE 3-INPUT "OR" GATE

The B Series logic gates are constructed with P and N channel enhancement mode devices in a single monolithic structure (Complementary MOS). Their primary use is where low power dissipation and/or high noise immunity is desired.


- Quiescent Current = 0.5 nA typ/pkg @ 5 Vdc
- Noise Immunity = 45% of VDD typ
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- All Outputs Buffered
- Capable of Driving Two Low-power TTL Loads, One Low-power Schottky TTL Load or Two HTL Loads Over the Rated Temperature Range.
- Double Diode Protection on All Inputs
- Pin-for-Pin Replacement for CD4075B

#### MAXIMUM RATINGS (Voltages referenced to VSS)


Rating	Symbol	Value	Unit
DC Supply Voltage	V <sub>DD</sub>	-0.5 to +18	Vdc
Input Voltage, All Inputs	V <sub>in</sub>	-0.5 to V <sub>DD</sub> + 0.5	Vdc
DC Current Drain per Pin	I	10	mAdc
Operating Temperature Range - AL Device CL/CP Device	T <sub>A</sub>	-55 to +125 -40 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C

See the MC14001B data sheet for complete characteristics for this device.

#### CIRCUIT SCHEMATICS (1/3 of Device Shown)



#### LOGIC DIAGRAM



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V<sub>in</sub> and V<sub>out</sub> be constrained to the range V<sub>SS</sub> < (V<sub>in</sub> or V<sub>out</sub>) < V<sub>DD</sub>. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V<sub>SS</sub> or V<sub>DD</sub>).

#### MAXIMUM RATING

DC Supply Voltage	
Input Voltage, All Inputs	
DC Current Drain per Pin	
Operating Temperature Range	
Storage Temperature Range	

Reset	
1	
0	
0	
0	
0	
0	

When either output is in high-impedance state; however, X = Don't Care.



**MOTOROLA**

**MC14082B**

#### DUAL 4-INPUT "AND" GATE

The B Series logic gates are constructed with P and N channel enhancement mode devices in a single monolithic structure (Complementary MOS). Their primary use is where low power dissipation and/or high noise immunity is desired.


- Quiescent Current = 0.5 nA typ/pkg @ 5 Vdc
- Noise Immunity = 45% of VDD typ
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- All Outputs Buffered
- Capable of Driving Two Low-power TTL Loads, One Low-power Schottky TTL Load or Two HTL Loads Over the Rated Temperature Range.
- Double Diode Protection on All Inputs
- Pin-for-Pin Replacement for CD4082B

#### MAXIMUM RATINGS (Voltages referenced to VSS)

Rating	Symbol	Value	Unit
DC Supply Voltage	V <sub>DD</sub>	-0.5 to +18	Vdc
Input Voltage, All Inputs	V <sub>in</sub>	-0.5 to V <sub>DD</sub> - 0.5	Vdc
DC Current Drain per Pin	I	10	mAdc
Operating Temperature Range AL Device CL/CP Device	T <sub>A</sub>	-55 to +125 -40 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C

See the MC14001B data sheet for complete characteristics for this device.


#### CIRCUIT SCHEMATICS (1/2 of Device Shown)



#### CMOS SSI

(LOW POWER COMPLEMENTARY MOS)


#### DUAL 4-INPUT "AND" GATE



#### ORDERING INFORMATION

MC14XXXB	Suffix	Denotes
	L	Ceramic Package
	P	Plastic Package
	A	Extended Operating Temperature Range
	C	Limited Operating Temperature Range

#### LOGIC DIAGRAM



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V<sub>in</sub> and V<sub>out</sub> be constrained to the range V<sub>SS</sub> < (V<sub>in</sub> or V<sub>out</sub>) < V<sub>DD</sub>. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V<sub>SS</sub> or V<sub>DD</sub>).

#### QUAD

The MC14082B is a quad version of the MC14082B. It consists of four independent 4-input AND gates. It can be used in place of the MC14082B to generate enhanced noise waveforms.

- Quiescent Current = 0.5 nA typ/pkg @ 5 Vdc
- Noise Immunity = 45% of VDD typ
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-power TTL Loads, One Low-power Schottky TTL Load or Two HTL Loads Over the Rated Temperature Range.
- Double Diode Protection on All Inputs
- Pin-for-Pin Replacement for CD4082B
- Can be Used in place of the MC14082B to generate enhanced noise waveforms.

#### MAXIMUM RATINGS

DC Supply Voltage
Input Voltage, All Inputs
DC Current Drain per Pin
Operating Temperature Range
Storage Temperature Range

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V<sub>in</sub> and V<sub>out</sub> be constrained to the range V<sub>SS</sub> < (V<sub>in</sub> or V<sub>out</sub>) < V<sub>DD</sub>. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V<sub>SS</sub> or V<sub>DD</sub>).

This is advance information.



**MOTOROLA**

## Advance Information

### QUAD 2-INPUT "NAND" SCHMITT TRIGGER


The MC14093B Schmitt trigger is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. These devices find primary use where low power dissipation and/or high noise immunity is desired. The MC14093B may be used in place of the MC14011B quad 2-input NAND gate for enhanced noise immunity or to "square up" slowly changing waveforms.

- Quiescent Current = 0.5 nA typ/pkg @ 5 Vdc
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-Power TTL Loads, One Low-Power Schottky TTL Load or Two HTL Loads Over the Rated Temperature Range
- Double Diode Protection on All Inputs
- Pin-for-Pin Compatible with CD4093
- Can be Used to Replace MC14011B

### MAXIMUM RATINGS (Voltages referenced to V<sub>SS</sub>)

Rating	Symbol	Value	Unit
DC Supply Voltage	V <sub>DD</sub>	-0.5 to +18	Vdc
Input Voltage, All Inputs	V <sub>in</sub>	-0.5 to V <sub>DD</sub> + 0.5	Vdc
DC Current Drain per Pin	I	10	mAdc
Operating Temperature Range - AL Device CL/CP Device	T <sub>A</sub>	-55 to +125 -40 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C

### EQUIVALENT CIRCUIT SCHEMATIC (1/4 OF CIRCUIT SHOWN)



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V<sub>in</sub> and V<sub>out</sub> be constrained to the range V<sub>SS</sub> <= V<sub>in</sub> or V<sub>out</sub> < V<sub>DD</sub>. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V<sub>SS</sub> or V<sub>DD</sub>).


This is advance information and specifications are subject to change without notice.

**MC14093B**

### CMOS SSI

(LOW-POWER COMPLEMENTARY MOS)


### QUAD 2-INPUT "NAND" SCHMITT TRIGGER



### ORDERING INFORMATION

MC14XXXB	Suffix	Denotes
	L	Ceramic Package
	P	Plastic Package
	A	Extended Operating Temperature Range
	C	Limited Operating Temperature Range

### LOGIC DIAGRAM





**MOTOROLA**

**MC14528B**

## DUAL MONOSTABLE MULTIVIBRATOR

The MC14528B is a dual, retriggerable, resettable monostable multivibrator. It may be triggered from either edge of an input pulse, and will produce an accurate output pulse over a wide range of widths, the duration and accuracy of which are determined by the external timing components,  $C_X$  and  $R_X$ .

- Separate Reset Available
  - Quiescent Current = 5.0 nA/package typical @ 5 Vdc
  - Diode Protection on All Inputs
  - Triggerable from Leading or Trailing Edge Pulse
  - Supply Voltage Range = 3.0 Vdc to 18 Vdc
  - Capable of Driving Two Low-power TTL Loads, One Low-power Schottky TTL Load or Two HTL Loads Over the Rated Temperature Range
  - See MC14538B Data Sheet for Applications Requiring Precise Control of Output Pulse Width


#### **MAXIMUM RATINGS** (Voltages referenced to V<sub>SS</sub>)

MAXIMUM RATINGS (Voltage references to V <sub>SS</sub> )			
Rating	Symbol	Value	Unit
DC Supply Voltage	V <sub>DD</sub>	-0.5 to +18	V <sub>d</sub> c
Input Voltage, All Inputs	V <sub>in</sub>	-0.5 to V <sub>DD</sub> + 0.5	V <sub>d</sub> c
DC Current Drain per Pin	I	10	mA/d
Operating Temperature Range – AL Device CL/CP Device	T <sub>A</sub>	-55 to +125 -40 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C

**CMOS MSI**

(LOW-POWER COMPLEMENTARY MOS)

**DUAL  
RETRIGGERABLE/RESETTABLE  
MONOSTABLE MULTIVIBRATOR**




L SUFFIX CERAMIC PACKAGE CASE 620      P SUFFIX PLASTIC PACKAGE CASE 648

#### **ORDERING INFORMATION**

MC14XXXB	Suffix	Denotes
	L	Ceramic Package
	P	Plastic Package
	A	Extended Operating Temperature Range
	C	Limited Operating Temperature Range

## BLOCK DIAGRAM



**LOGIC DIAGRAM**  
(1/2 of Device Shown)

Note: Externally ground pins 1 and 15 to pin 8.

FIGURE 1 - OUTPUT SOURCE CURRENT TEST CIRCUIT




FIGURE 2 - OUTPUT SINK CURRENT TEST CIRCUIT




FIGURE 3 - POWER DISSIPATION TEST CIRCUIT AND WAVEFORMS




FIGURE 4 - AC TEST CIRCUIT







FIGURE 5 – AC TEST WAVEFORMS

FIGURE 6 – NORMALIZED PULSE WIDTH  
versus TEMPERATUREFIGURE 7 – PULSE WIDTH versus C<sub>X</sub>



**MOTOROLA**

### DUAL PRECISION RETRIGGERABLE/RESETTABLE MONOSTABLE MULTIVIBRATOR

The MC14538B is a dual, retriggerable, resettable monostable multivibrator. It may be triggered from either edge of an input pulse, and will produce an accurate output pulse over a wide range of widths, the duration and accuracy of which are determined by the external timing components,  $C_X$  and  $R_X$ . Linear CMOS techniques allow more precise control of output pulse width.

- $\pm 1.0\%$  Typical Pulsewidth Variation from Part to Part
- $\pm 0.5\%$  Typical Pulsewidth Variation over Temperature Range
- New Formula:  $T = RC$  ( $T$  in seconds,  $R$  in ohms,  $C$  in farads)
- Pulse Width Range =  $10 \mu s$  to  $\infty$
- Symmetrical Output Sink and Source Capability
- Latched Trigger Inputs
- Separate Latched Reset Inputs
- Quiescent Current (Standby) =  $5.0 \text{ nA}/\text{package}$  typical @  $5 \text{ Vdc}$
- $3.0 \text{ Vdc}$  to  $18 \text{ Vdc}$  Operational Limits
- Triggerable from Positive or Negative-Going Edge
- Capable of Driving Two Low-power TTL Loads, One Low-power Schottky TTL Load or Two HTL Loads Over the Rated Temperature Range
- Pin-for-pin Compatible with MC14528B and CD4528B (CD4098)
- For Pulse Widths Less Than  $10 \mu s$  the MC14528B is Recommended

#### MAXIMUM RATINGS (Voltages referenced to $V_{SS}$ )

Rating	Symbol	Value	Unit
DC Supply Voltage	$V_{DD}$	-0.5 to +18	Vdc
Input Voltage, All Inputs	$V_{in}$	-0.5 to $V_{DD} + 0.5$	Vdc
DC Current Drain per Pin	$I$	10	mA/dc
Operating Temperature Range - AL Device CL/CP Device	$T_A$	-55 to +125 -40 to +85	°C
Storage Temperature Range	$T_{stg}$	-65 to +150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation it is recommended that  $V_{in}$  and  $V_{out}$  be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ .


Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ).

## MC14538B

### CMOS MSI


(LOW-POWER COMPLEMENTARY MOS)

### DUAL PRECISION RETRIGGERABLE/RESETTABLE MONOSTABLE MULTIVIBRATOR



#### ORDERING INFORMATION

MC14XXXXB	Suffix	Denotes
	L	Ceramic Package
	P	Plastic Package
	A	Extended Operating Temperature Range
	C	Limited Operating Temperature Range



$R_X$  and  $C_X$  are external components.

$V_{DD} = \text{Pin } 16$   
 $V_{SS} = \text{Pin } 8, \text{Pin } 1, \text{Pin } 15$

## MC14538B

#### ELECTRICAL CHARACTERISTICS

##### Characteristics

Output Voltage  
 $V_{in} = V_{DD}$  or 0

$V_{in} = 0$  or  $V_{DD}$

Input Voltage#  
( $V_O = 4.5$  or  $0.5 \text{ Vdc}$ )  
( $V_O = 9.0$  or  $1.0 \text{ Vdc}$ )  
( $V_O = 13.5$  or  $1.5 \text{ Vdc}$ )

( $V_O = 0.5$  or  $4.5 \text{ Vdc}$ )  
( $V_O = 1.0$  or  $9.0 \text{ Vdc}$ )  
( $V_O = 1.5$  or  $13.5 \text{ Vdc}$ )

Output Drive Current (AL)  
( $V_{OH} = 2.5 \text{ Vdc}$ )  
( $V_{OH} = 4.6 \text{ Vdc}$ )  
( $V_{OH} = 9.5 \text{ Vdc}$ )  
( $V_{OH} = 13.5 \text{ Vdc}$ )  
( $V_{OL} = 0.4 \text{ Vdc}$ )  
( $V_{OL} = 0.5 \text{ Vdc}$ )  
( $V_{OL} = 1.5 \text{ Vdc}$ )

Output Drive Current (CL)  
( $V_{OH} = 2.5 \text{ Vdc}$ )  
( $V_{OH} = 4.6 \text{ Vdc}$ )  
( $V_{OH} = 9.5 \text{ Vdc}$ )  
( $V_{OH} = 13.5 \text{ Vdc}$ )  
( $V_{OL} = 0.4 \text{ Vdc}$ )  
( $V_{OL} = 0.5 \text{ Vdc}$ )  
( $V_{OL} = 1.5 \text{ Vdc}$ )

Input Current, Pin 2 or 11  
Input Current, Other Input  
Input Current, Other Input  
Input Capacitance, Pin 2  
Input Capacitance, Other  
( $V_{in} = 0$ )  
Quiescent Current (AL)  
(Per Package)

Quiescent Current (CL)  
(Per Package)

Quiescent Current, Active  
( $Q_1 = \text{Logic } 1$ )  
( $Q_2 = \text{Logic } 0$ )

\*\*Total Supply Current  
capacitance ( $C_L$ )  
timing network ( $f$ )

\* $T_{low} = -55^\circ\text{C}$  for AL  
 $T_{high} = +125^\circ\text{C}$  for AL  
#Noise immunity specification  
Noise Margin both "1"

\*\*The formulas given are

# MC14538B

## TYPICAL APPLICATIONS

FIGURE 12 – Retriggerable Monostables Circuitry




FIGURE 13 – Non-retriggerable Monostables Circuitry




FIGURE 14 – Reduction of Power-Up Output Pulse Width




FIGURE 15 – Connection of Unused Sections

